We have fabricated ambipolar transistors on chemically prepared hydrogen-terminated Si(111) surfaces, in which a two-dimensional electron system (2DES) or a two-dimensional hole system (2DHS) can be populated in the same conduction channel by changing the gate voltage of a global gate applied through a vacuum gap. Depending on the gate bias, ion implanted n + and p + regions function either as Ohmic contacts or as in-plane gates, which laterally confine the carriers induced by the global gate. On one device, electron and hole densities of up to 7.8×10 11 cm −2 and 7.6×10 11 cm −2 respectively are obtained. The peak electron mobility is 1.76 × 10 5 cm 2 /Vs, and the peak hole mobility is 9.1 × 10 3 cm 2 /Vs at 300 mK; the ratio of about 20 is mainly due to the very different valley degeneracies (6:1) of electrons and holes on the Si(111) surface. On another device, the peak electron mobility of 2.2 × 10 5 cm 2 /Vs is reached at 300 mK. These devices are hexagonal in order to investigate the underlying symmetry of the 2DESs, which have a sixfold valley degeneracy at zero magnetic field. Three magnetoresistance measurements with threefold rotational symmetry are used to determine the symmetry of the 2DESs at different magnetic field. At filling factor 1 < ν < 2, the observed anisotropy can be explained by a single valley pair occupancy of composite fermions (CFs). Qualitatively the CFs preserve the valley anisotropy, in addition to the twofold valley degeneracy. At magnetic field up to 35 T, the 2/3 fractional quantum Hall state is observed with a well developed hall plateau; at ν < 2/3, the three magnetoresistances show a large anisotropy (50:1) . We also show that device degradation is not a serious issue for our measurements, if the device is kept in vacuum or a nitrogen gas environment and its time in air is minimized.
I. INTRODUCTION
Investigations of two-dimensional systems (2DSs) on Si surfaces began with metal-oxide-semiconductor fieldeffect transistors (MOSFETs) [1] [2] [3] [4] [5] . However, the amorphous SiO 2 /Si interface severely limits the quality of the 2DSs. The development [6] [7] [8] [9] [10] of hydrogen-terminated silicon (111) [H-Si(111)] vacuum field effect transistors (FETs) is based on a simple but extraordinary fact: a wet chemical treatment of a Si(111) surface with an ammonium fluoride (NH 4 F) solution can produce an ideal H-passivated Si surface, which is both atomically flat and possesses a very low surface state density (≤ 10 10 cm −2 ) [11] [12] [13] [14] , leading to much higher carrier mobilities. In recent years, both a high quality two-dimensional electron system (2DES) with electron mobility of 325,000 cm 2 /Vs [10] and a high quality two-dimensional hole system (2DHS) with hole mobility of 10,000 cm 2 /Vs [9] have been realized in this system. They are comparable to the best Si/SiGe heterostructures [15] [16] [17] [18] [19] , which are limited to the (100) oriented surfaces because of much higher threading dislocation densities on the other surface orientations [20, 21] .
In this work we have fabricated ambipolar hexagonal devices, which can switch between a 2DES and a 2DHS in the same device by changing a gate voltage. Compared to other ambipolar devices [22] [23] [24] [25] [26] [27] [28] , the 2DES on the Si(111) surface has a sixfold valley degeneracy, while the valley degeneracy of holes is one. The ambipolar devices provide a direct comparison between electrons and holes with very different valley degeneracies in the same conduction channel, which allows a new perspective to the fundamental research, such as the properties of 2D metals [29] . In addition, the hexagonal devices enable the exploration of the sixfold valley-degenerate electron system.
In the H-Si(111) vacuum FET device, a global Si/SiO 2 gate piece is used to induce a 2DS, which is further confined into a well-defined 2D region by PN junction isolation and trench isolation. Similarly, future nanoelectronic devices, like quantum point contacts (QPCs) and quantum dots (QDs), may be realized on the Si(111) surfaces using the in-plane depleting gates based on PN junctions. Moreover, because of the sixfold valley degeneracy of the 2DES, the valley degree of freedom can provide extra resources for practical applications in the same way as spintronic devices utilize the spin degree of freedom. This will open up new opportunities for another class of devices -valleytronic devices [30] [31] [32] .
The remainder of this paper is organized as follows. In Sec. II, we describe the device structure and operation principles, followed by detailed fabrication processes. In Sec. III, we characterize the devices to make sure that they work as intended, including surface topography measurement, a gate leakage check, PN junction isolation and leakage tests, and contact resistance measurements. In Sec. IV, we discuss the transport measurement results on these devices. We determined the 2D carrier mobilities in the experimentally accessible range of densities, which show that electron and hole mobilities are very different. Magnetotransport measurements show rich phenomena, including Shubnikov-de Haas (SdH) oscillations, integer quantum Hall effect (IQHE), fractional quantum Hall effects (FQHE) and large anisotropy in three magnetoresistance measurements at ν < 2/3. In Sec. V, we discuss the device degradation with time and with exposure to ambient air, including the mobility deterioration and the increase of contact resistance. We conclude in Sec. VI with a discussion of further improvements and future directions.
II. DEVICE STRUCTURE AND FABRICATION
The vacuum FET device is fabricated from two pieces. One is a SiO 2 /Si(100) remote gate piece, and the other is a H-terminated high purity Si(111) piece, as shown in Fig. 1(a) . Just like a MOSFET, when a positive (negative) gate voltage is applied between the remote gate and a n + (p + ) source Ohmic contact through an encapsulated vacuum cavity, a 2DES (2DHS) will be induced on the H-Si(111) surface. Since the 2DES has a sixfold valley degeneracy [ Fig. 1(b) ], the hexagonal device is designed to investigate its underlying symmetry, with six n + Ohmic contacts placed along the major axes of the constant energy ellipses on the Si(111) surface, labeled as 2,4,. . . , 12.
It also has six p + Ohmic contacts placed between the n + contacts, labeled as 1,3,. . .,11. The remote gate piece with a hexagonal cavity [ Fig. 2 (b) ] is contact bonded on the H-Si(111) piece in a vacuum chamber. When a positive (negative) gate voltage is applied, the n + (p + ) Ohmic contacts are used to access the 2DES (2DHS) at the center, and the p + (n + ) contacts act as lateral confinement. Figure 1 (b)-(d) show the arrangement of the n + and p + Ohmic contacts relative to crystallographic directions.
Two different types of devices are investigated. One has shallow trench isolation (STI) to confine the center 2DS [the center blue hexagon in Fig. 1(c)] ; the other doesn't have the STI, and the center 2DS is defined by the hexagonal cavity [ Fig. 1(d) ]. There is typically a ∼ 100 µm misalignment between the remote gate piece and the H-Si(111) piece when they are contact bonded. Because the distance between the trenches and the edges of the hexagonal cavity is more than 200 µm, and the trenches are etched on the Si(111) piece, the misalignment doesn't change the center 2DS in the device with the STI; the misalignment can affect the center 2DS in the device without the STI when the n + and p + contacts are not concentric and aligned to the hexagonal cavity. However, the measurement results show that there is no significant difference between these two types of devices, because the relative placement of the contacts is fixed, and the bonding alignment is not critical in defining the device with the edges of the cavity far outside the contact perimeters. We have fabricated six devices (194) (195) (196) (197) (198) (199) Fig.  1(a) . Then a 2 µm deep Si mesa is dry etched around the edges of each die using reactive ion etching (RIE). Next, a ∼ 350 nm thick SiO 2 layer is thermally grown on the top: dry oxidation at 1050
• C for 15 min, followed by wet oxidation at 1050
• C for 27 min and another dry oxidation at 1050
• C for 10 min. The dry-wet-dry cycle is used to improve the gate oxide quality, and also activates the implanted dopants. After that, a cavity with a ∼ 30 nm thick oxide layer left behind is formed by dry etching and wet etching. In order to make sure the oxide thickness is reduced to ∼ 30 nm in the cavity, a test wafer and the device wafer are loaded into a RIE machine and dry etched at the same time. Both have the same ∼ 350 nm thick oxide layer, and the oxide layer is dry etched by ∼ 270 nm. Then the depth of the cavity in the test wafer is measured using a profilometer after removing photoresist. The time of the wet etching to leave the ∼ 30 nm thick oxide layer is calculated based on the oxide thickness, the depth of the cavity and the wet etching rate. The fully SiO 2 encapsulated gate piece with the oxide reduced cavity drastically reduces the likelihood of gate leakage, compared to the gate piece where the doped regions were exposed. We have tested remote gate pieces with either ∼ 350 nm or ∼ 200 nm thick thermal oxide, and both of them work well. Finally, the wafer is diced into 5.6 × 10 mm 2 remote gate pieces, as shown in Fig. 2  (b) .
B. Si(111) piece
The H-Si(111) piece is also 5.6 × 10 mm 2 made from a p − high purity Si(111) wafer (float zone, resistivity > 10, 000Ω·cm ). First, a 30 nm thick sacrificial SiO 2 layer is thermally grown on the top of the Si(111) substrate by dry oxidation at 950
• C for 30 min in a CMOS grade furnace to reduce the channeling effect during ion implantation and protect the clean Si(111) surface. Next, the six n + contact regions are patterned by photolithography with the primary flat of the Si(111) wafer (oriented to [112] [33] ) aligned (< 5
• ) along the long side of the dies. Then the wafer is ion implanted with 4.5 × 10 14 cm −2 phosphorus ions at 50 keV. Alignment marks are formed at the same time. Similarly, the six p + contact regions are defined by photolithography and ion implantation with 9 × 10 14 cm −2 boron ions at an energy of 15 keV. The ion implantation parameters are based on previous works [6, 9] and simulation results from SUPREM-IV process simulator [34] . The parameters are selected so that after thermal annealing, the peak doping concentration is located near the Si(111) surface, and about one order of magnitude higher than that of the three-dimensional (3D) metal-insulate transition (MIT), as shown in Fig. 9 . (The 3D MIT occurs at doping concentration of 3.74 × 10 18 cm −3 for phosphorus [35] and 3.95×10
18 cm −3 for boron [36] .) After each ion implantation, the photoresist is removed by acetone cleaning and piranha cleaning. First the wafer is immersed in boiling acetone for 30 min to remove most of the photoresist. Then the wafer is rinsed with isopropyl alcohol (IPA) and de-ionized (DI) water. Next, the wafer is immersed in a piranha solution (4 H 2 SO 4 (98%) : 1 H 2 0 2 (30%)) at 100
• C for 30 min to remove the residual photoresist. Right before rapid thermal annealing (RTA), the wafer is RCA-1 cleaned for 5 min with a H 2 O 2 /NH 4 OH/H 2 O solution, then thoroughly rinsed in DI water, and spindried. The wafer is annealed in a CMOS grade rapid thermal annealer at 950
• C for 60 sec. Alignment marks from ion implantations are visible before the RTA process, but invisible after it. RCA-1 clean etches the ion implanted SiO 2 regions before the RTA process. They serve as alignment marks to do mesa etching, but the contrast is very low. It is helpful to define global alignment marks before the RTA process using CMOS compatible processes. Next, if STI is desired, the 200 nm deep and 10 µm wide shallow trenches are formed by dry etching. After that, a 2 µm deep Si mesa is dry etched around the edges of each die. This mesa prevents particles from accumulating on the surface while handling the substrate and ensures a clean edge for bonding [6] . It also defines each die for dicing. Finally, the wafer is diced into individual Si(111) pieces, as shown in Fig. 2 
(a).

C. Bonding and wiring
After standard cleaning (acetone cleaning, IPA rinse, DI water rinse, piranha cleaning, and DI water rinse) in clean room, one Si(111) piece and one Si/SiO 2 remote gate piece are transferred into an oxygen-free glove box with a typical O 2 concentration of 2 ppm. The Si(111) piece is put in a diluted solution of HF/H 2 O (1:20) for 2 min to remove the sacrificial SiO 2 layer, and then immersed in a 40% NH 4 F solution for 10 min to create an atomically flat H-passivated Si(111) surface, with DI water rinse after each step. It is crucial that each of these solutions is oxygen-free to ensure the high quality of the final device [37] . Usually they are deoxygenated with a constant agitation from a magnetic stir rod for 72 hours in the glove box. Finally, these two pieces are transferred into a vacuum chamber, and pushed against a sapphire boss to apply a pressure between them, sufficient to initiate bonding through van der Waals forces .
The bonded device is loosely placed in a customized holder machined from polyimide material, which is designed to facilitate handling of the device without applying stress. It is wired in a nitrogen glove box by hand soldering using indium at 320
• C and installed on a standard 8-pin dual in-line package (DIP) header, which is compatible with sample holders at the National High Magnetic Field Laboratory (NHMFL). If only the 2DES is to be investigated, eight contacts are sufficient, including two gate contacts and six Ohmic contacts to the 2DES. There are 12 wires in our cryostat. In order to measure both the 2DES and the 2DHS, the 8 pin DIP header is inserted into another 20 pin DIP header, and four Ohmic contacts to the 2DHS are directly wired to the 20 pin DIP header. Two p + Ohmic contacts 3, 9 are not wired. The wired sample is transferred from the nitrogen glove box to the cryostat, and the cryostat is pumped to vacuum (p < 10 −3 mbar) in less than one hour. Figure  2 (d) shows one of the final devices without wiring. Similar fabrication processes have been discussed elsewhere in detail [38, 39] .
III. DEVICE CHARACTERIZATION A. Topography
Because the Si(111) piece and the Si/SiO 2 remote gate piece are contact bonded through van der Waals forces, successful bonding requires that the surfaces are clean, flat and smooth. Atomic force microscopy (AFM) is used to investigate the topography of the Si(111) surface, particularly the differences in height and flatness of doped and undoped areas. vations from the undoped Si(111) surface after wet chemical cleaning and passivation. Specifically, n + Ohmic contacts (phosphorus doped) are ∼ 1 nm below the undoped region, as shown in Fig. 3(a) ; p + Ohmic contacts (boron doped) are ∼ 1.5 nm above the undoped region, as shown in Fig. 3(b) . We have found that the RCA-1 clean with a H 2 O 2 /NH 4 OH/H 2 O solution etches the SiO 2 region exposed to ion implantation much faster than the unimplanted oxide region. Once it etches through the sacrificial oxide layer completely, it etches the underlying doped silicon. This results in larger height difference, which may impair the Ohmic contact to the 2DS. Therefore, the time in the RCA-1 clean should be minimized, and under 20 minutes [39] . Piranha clean with a H 2 SO 4 /H 2 O 2 solution does not have this issue and thus is preferred when cleaning Si(111) pieces.
B. Gate leakage
Samples are intended for measurements at low temperature; consequently even sub-nanoampere gate leakage can potentially affect the data. All electrical measurements made in this section (Sec. III) were performed at T = 300 mK in a helium 3 refrigerator (Oxford Instruments, HelioxVL). Gate leakage was checked when all Ohmic contacts were grounded and the gate voltage V g was swept between -50 V (p 2d = 7.6 × 10 11 cm −2 ) and 50V (n 2d = 7.8×10 11 cm −2 ) at a sweep rate of 0.2 V/sec. The measured gate current was less than 0.5 nA at -50 V < V g < -20 V and 0 V < V g < 50 V, as shown in Fig. 4 . (The capacitance between the gate and the ground was measured to be about 3 nF, so the gate current of 0.6 nA was expected.) The static leakage current was less than 50 pA at V g = ±50 V. There is no measurable leakage current for these devices. In Fig. 4 , the peak current at V g ∼ -12 V and -3 V is due to the formation or depletion with either p + isolation lines (S1, S2) grounded or floated. The leakage due to forward biasing happens at V ds < −0.4 V when S1, S2 are grounded. Arrows show the voltage sweep direction.
of the 2DES or 2DHS.
C. PN junction isolation and leakage
In earlier generation devices, a silicon-on-insulator (SOI) remote gate piece was used to define the 2DS on the H-Si(111) surface with a shield layer to restrict the electric field of the gate [6] . With the introduction of the Si/SiO 2 global gate, the electric field is all over the H-Si(111) surface, as shown in Fig.1 (c) (d) . PN junction isolation and trench isolation are used to confine the 2DS. Using the SUPREM-IV process simulator, the depth of the p + and n + Ohmic contacts, defined as the region where doping concentration is higher than that of the 3D MIT (∼ 4 × 10 18 cm −3 [35, 36] ), is determined to be about 100 nm, as shown in Fig. 9(a)(b) . For the trench isolation, 200 nm deep and 10 µm wide trenches are used. Since the depth of the 2DS is less than 10 nm for 2D carrier density higher than 10 11 cm −2 in the HSi(111) vacuum FET [40, 41] , both PN junction isolation and trench isolation should work well.
A test device [ Fig. 5(a) ] was fabricated to verify the effectiveness of the PN junction isolation. A 2DES [shaded area in Fig. 5(a) ] is separated by a 10 µm wide boron ionimplanted line (the vertical line). At an electron density of 6 × 10 11 cm −2 , the resistance between n + contacts C1 and C3 were measured, while p + contacts S1 and S2 were either grounded or floated. In both cases, Fig. 5(b) shows that the resistance between C1 and C3 was larger than 25 
when Vc is applied at each n + contact, while all wired p + contacts are grounded. In both cases, the resistance is larger than 100 GΩ at −0.5 < Vc < 0.4 V.
GΩ at −0.2 < V ds < 1 V, likely dominated by inter-wire leakage, so the PN junction isolation is effective. When S1 and S2 were grounded, the PN junction began to leak at V ds = −0.4 V because of forward bias.
For the device under investigation (sample 198), we also measured the PN junction leakage current. At an electron density of 7.8 × 10 11 cm −2 , the leakage current from p + contacts 1, 5, 7, 11 to the 2DES was measured by applying a voltage V c at each contact, while all n + contacts were grounded. (Here p + contacts 3, 9 were not wired, and thus floated.) The resistance was larger than 100 GΩ at −0.5 < V c < 0.4 V, as shown in Fig. 6(a) . Similarly, the leakage current from n + contacts 2, 4, 6, 8, 10, 12 to the 2DHS was measured by applying a voltage V c at each n + contact, while all wired p + contacts were grounded. Figure 6(b) shows that the resistance was also larger than 100 GΩ at −0.5 < V c < 1 V. In our transport measurements, lateral confining gates were floated with respect to the 2DS, and the source-drain voltage is less than ±0.1 V with the source-drain current equal or larger than 10 nA, so the leakage current from the PN junction isolation has only a negligible effect on the measurements.
We also measured the conductance between n + contacts C1 and C2 while negatively biasing p + contacts S1
and S2. The results show that the conductance decreases with increasing negative bias voltage, which suggests that depletion is occurring and reverse biasing lateral gates to confine carriers should be possible.
D. Ohmic contacts
Contacts to the 2DSs on H-Si(111) surfaces have been problematic especially at low temperature (< 1 K) and low carrier density, which limits the lowest accessible 2D carrier density in experiments. The main issues are large contact resistances (on the order of 1 MΩ) and nonlinearity in current-voltage (IV) curves [38] .
For the device without STI, the contact problem can be mitigated by the presence of SiO 2 over the contact regions. At the center 2DS region, the dielectric is vacuum with a dielectric constant of 1; at the contact regions, SiO 2 is the dielectric with a dielectric constant of 3.9. So at the same gate voltage, the contact regions have about four times higher carrier density than the center 2DS region when the threshold voltages are negligible, and the contact resistance is reduced.
The contact resistance was measured at T = 300 mK, using a homemade voltage amplifier with input bias current ∼ 1 pA and input impedance > 200 GΩ. Figure 7(a) shows the circuit diagram measuring contact 6, where current I ds is injected from contact 12 to contact 6, and voltage V d is measured between contacts 2 and 6. The IV curves were nonlinear at V g = 5 V (n 2d = 0.87 × 10 11 cm −2 ) and became linear at V g = 6 V (n 2d = 1.02 × 10 11 cm −2 ), as shown in Fig. 7(b) . So the lowest accessible 2D electron density was about 0.9×10 11 cm −2 at 300 mK for this device. Figure 7 (c) shows contact resistance R c as a function of gate voltage V g . The sheet resistance of the n + regions was measured to be 129 Ω/ at 4.2 K, and this 3D metallic resistance should not change too much at 300 mK because of the lack of phonon scattering with the doping concentration well above the 3D MIT density. The n + contact resistance is calculated to be about 2.5 kΩ if only considering this sheet resistance, which is much smaller than the measured contact resistance at V g < 10 V. The commercial software package COMSOL Multiphysics [42] is used to calculate the contact resistance including both the n + contact regions and the 2DS region. For example, at V g = 10 V, the sheet resistances of the n + contact regions and the 2DES region are 129 Ω/ and 807 Ω/ respectively, and the calculated contact resistance is about 2.9 kΩ, which is significantly less than measured contact resistance of 4.9 kΩ. The difference is likely related to the highly resistive transition region between the metallic n + contact and the 2DES, where the doping concentration is less than the 3D MIT density (∼ 3.74 × 10 18 cm −3 [35] ), as shown in Fig. 9(a) . The 2DES in the transition region can undergo a 2D MIT and become an insulator at low carrier density and low temperature, resulting in high contact resistance [43] .
The p + contact resistance was also measured. Figure   FIG 8(a) shows that the IV curves were nonlinear at V g = −20 V (p 2d = 2.94 × 10 11 cm −2 ) and became linear at V g = −25 V (p 2d = 3.72 × 10 11 cm −2 ), which is much higher than the corresponding gate voltage for the n + contacts. The lowest accessible 2D hole density was about 3 × 10 11 cm −2 at 300 mK. Figure 8 (b) shows contact resistance R c as a function of gate voltage V g . We measured the sheet resistance of the p + regions to be 103 Ω/ at 4.2 K, which is comparable to the n + regions. If we compare the doping profile of the phosphorus doped region and the boron doped region (Fig. 9) , especially the top ∼ 10 nm area where 2DSs are populated, there is no significant difference. It is quite puzzling why the p + contacts are much worse than the n + contacts. There are probably two reasons. One is that electrons have much stronger Coulomb disorder screening strength than holes due to the very different valley degeneracy (6:1) [29] ; the other is that there could be very different lateral defect profiles, such as end-of-range (EOR) dislocation loops [44] . The very different defect profiles can be caused by two reasons: first, phosphorus and boron ions have very different critical doses for amorphization of silicon [45] . At room temperature, the critical dose of phosphorus ions is ∼ 10 15 cm −2 , about twice as high as the dose used here; while it is ∼ 10 17 cm −2 for boron ions, which is about 100 times higher than the current dose. It is often easier to regrow the crystal from an amorphous layer via solid state epitaxy (activation energy ∼ 2.3 eV in Silicon) than it is to anneal out defects (activation energy ∼ 5 eV). Thus, two schemes for ion implantation are usually used: either perform ion implantation above the critical dose and use low temperature annealing to regrow material or perform ion implantation below the critical dose and use high temperature annealing to get rid of defects [44] . Second, phosphorus and boron ions have different mask edge effects, such as lateral straggle and shadowing effect, resulting in different lateral doping profile [46, 47] .
It is probably beneficial to do the ion implantation at higher dose and cryogenic temperature. We observed improvement of the p + contacts when the dose of the boron ion implantation was increased from 6 × 10 14 cm 
1000
• C for 10 min [9] . But there is a possibility that the contact bonding could be difficult, because of the larger height difference between the p + contact region and the undoped region after wet chemical etching than that shown in Fig. 3 (b) . In order to access lower 2D carrier densities, a structure like a bi-layer gate structure using SOI, as we will discuss in Sec. V, can be used to solve the contact problem.
IV. TRANSPORT MEASUREMENTS A. 2D carrier densities vs. gate voltage
Longitudinal (R xx ) and Hall (R xy ) resistances were measured at 300 mK using standard low-frequency AC lock-in techniques with an excitation current of 100 nA at 7 Hz. Sheet resistance was determined by standard Van der Pauw method. Magnetotransport measurements were performed at different gate voltages in a perpendicular magnetic field (B ⊥ ) up to 12 T. From the SdH oscillations, the 2D hole densities are determined at each gate voltage. The 2D electron densities n 2d are calculated from the magnetic field B of R xx minima at the filling factor ν = 6: n 2d = νeB/h, where e is the electron charge, and h is Planck's constant. The 2D densities and their linear fits for sample 198 are shown in Fig. 10(a) . For electrons, the slope is 1.563 ± 0.004 × 10 10 cm −2 /V, and the threshold voltage is V e th = 0.4 ± 0.1 V. For holes, the slope is 1.566 ± 0.001 × 10 10 cm −2 /V, and the threshold voltage is V h th = −1.21 ± 0.03 V. If a parallel plate capacitor model is used, the equivalent depth of the vacuum cavity is 355 ± 1 nm, which is consistent with the measurement result using a profilometer. The interface trap density in the band gap is determined to be: D it ≈ (V e th − V h th − E gap ) × 1.56 × 10 10 ≈ 0.8 × 10 10 (cm −2 ), where the band gap E gap is 1.17 V for silicon at 0 K [48] .
B. 2D carrier mobilities 2D carrier mobilities are calculated from the sheet resistance, and plotted in Fig. 10(b) . For sample 194, the peak electron mobility was 2.2 × 10 5 cm 2 /Vs at 300 mK. For sample 198, the peak electron mobility and the peak hole mobility were very different, 1.76 × 10 5 cm 2 /Vs and 9.1 × 10 3 cm 2 /Vs respectively at 300 mK, although the electrons and holes were populated in the same conduction channel. The ratio between the peak electron and hole mobilities is about 20, which cannot be explained by the different effective mass of electrons and holes. In fact, the effective mass is comparable (∼ 0.38m e for electrons [3, 49, 50] and ∼ 0.34m e for holes [51] , where m e is the electron mass) at the investigated densities. This is quite different from the results of GaAs ambipolar devices, in which the ratio of the peak electron mobility to the peak hole mobility is about 5, consistent with the different effective mass of electrons and holes [22] . The large difference in the electron and hole mobilities is a direct consequence of the very different Coulomb disorder screening strength due to the different valley degeneracies of electrons (g v = 6) and holes (g v = 1) at the Si(111) surface [29] .
In addition, the electron mobility increases monotonically with the electron density, and the mobility saturation is not observed up to the highest electron density measured (n = 7.8 × 10 11 cm −2 ), which is limited by the gate breakdown voltage. From the electron conductivity σ vs. electron density n data, the fitting exponent α in the relation of σ ∼ n α is about 1.3 at n = 7 × 10 11 cm −2 in these devices [29] , which is consistent with the case (α ≈ 1.3) where the electron mobility is mainly limited by 3D bulk impurities, while deviating from the case (α ≈ 1.05) where 2D interface impurities limit the electron mobility [52] . We have developed a rebonding technique, which can revive a sample by taking it apart, cleaning the two pieces and H-passivating the Si(111) piece, then rebonding them together. The piranha cleaning and the diluted HF etching can remove the top few nm of silicon from the Si(111) piece. We tested it on sample 195 with an initial electron mobility of 5.6 × 10 4 cm 2 /Vs at n = 6 × 10 11 cm −2 and T = 300 mK. After repeated piranha cleaning and diluted HF etching three times, the electron mobility increased to 7.2×10 4 cm 2 /Vs (n = 6 × 10 11 cm −2 , T = 300 mK), which is likely due to the removal of the surface layers with higher 3D impurity density from earlier processes. All these suggest that the electron mobility is still mainly limited by 3D bulk impurities for current generation devices.
C. Magnetotransport measurements
All magnetotransport measurements were carried out in B ⊥ in this paper. Figure 11 shows the magnetoresistance for similar electron and hole densities in the same device (sample 198) at T = 300 mK. The frequency of the SdH oscillations was much higher for holes than electrons at low field, because electrons and holes have different areas of the Fermi surface resulting from the different valley degeneracies. For the 2DHS, the characteristic beating node was observed at B = 1.25 T for p 2d = 6.8 × 10 11 cm −2 [9] , and the IQHE was also observed at high field (B > 5 T). For the 2DES, the SdH oscillations began at B ≈ 0.25 T, and R xx minima showed clearly the 12-fold periodicity [the insert of Fig. 11(a) ] from the sixfold valley degeneracy and the twofold spin degeneracy. In contrast to previous investigations of Si(111) transport on MOSFETs with peak electron mobility µ 2, 500 cm 2 /Vs which have shown conflicting valley degeneracies of two [50] and six [53] , all six current generation H-Si(111) devices with electron mobility of more than 50,000 cm 2 /Vs show exclusively the sixfold valley degeneracy at low magnetic field.
D. Three magnetoresistance measurements with threefold rotational symmetry
Because electrons have six equivalent valleys on the Si(111) surface, the six n + Ohmic contacts are placed along the major axes of the constant energy ellipses, labeled as 2,4,. . . , 12, as shown in Fig. 12 (a)(b) . The six equivalent valleys form three pairs with opposite momentum, labeled as A, B and C. The degeneracy of valley pairs with ± k symmetry on the Si(111) surface cannot be broken within the effective mass approximation or by a confinement potential [54, 55] . Similarly, longitudinal magnetoresistance R xx , measured with current contacts on opposite sides of the hexagonal devices, also has three different directions defined by the direction of current flow. Here four-terminal resistance is defined as R i−j,l−m = V l−m /I i−j (i, j, l, m = 2,4,. . . , 12), where current I i−j is injected from contact i to contact j, and voltage V l−m is measured between contacts l and m. If the current flows from 2 to 8, it is called trace A (R 2−8,12−10 ). If the current flows from 10 to 4, it is called trace B (R 10−4,8−6 ), and if the current flows from 12 to 6, it is called trace C (R 12−6,10−8 ). These three magnetoresistances R xx with threefold rotational symmetry can be used to determine the underlying symmetry of the 2DES, and help identify the valley occupancies of the 2DES. For example, if electrons only occupy valley pair A, trace A will show higher resistance, while trace B and C will show similar lower resistance, due to the different effective mass. In a Drude model with noninteracting electrons, assuming an isotropic scattering time, the resistance ratio is equal to the mass ratio m l /m t , where m l = 0.67m e and m t = 0.19m e [54] are the longitudinal effective mass and the transverse effective mass respectively. For CFs, all physical quantities are determined by the Coulomb interaction [56] . In an isotropic 2DS, the Coulomb interaction is ∝ 1/ x 2 + y 2 , where x and y are components of the distance between two electrons. According to Ref. 57, in a system with an anisotropic Fermi surface, it can be mapped to a system with an isotropic Fermi surface with an anisotropic Coulomb interaction ∝ 1/ x 2 γ 2 + y 2 /γ 2 , where γ = (m l /m t ) 1/4 , x and y are along the major and minor axes of the constant energy ellipse. If the transport mass of CFs along some direction is determined by the strength of the Coulomb interaction along this direction, the mass-anisotropy ratio of CFs is given by γ 2 = m l /m t . We have calculated two cases using COMSOL assuming the isotropic scattering time: in the first case, the mass-anisotropy ratio of CFs is assumed to be m l /m t ; in the second case, it is assumed to be m l /m t . Using a hexagonal geometry similar to Fig.  1(c) and assuming the anisotropic resistance solely from the anisotropic effective mass, the calculated ratios between the higher and lower resistances are 3.58 and 2.07 respectively for these two cases. The measured ratios 2.43 and 2.12 fall between these two cases and are closer to the second case. Our results are similar to Ref. 57 , but deviate from a theoretical study which predicts almost isotropic CF effective mass [58] . Because the scattering time anisotropy is not well known, the above discussion becomes more complicated. Nevertheless, in a simplest picture, electrons occupy the lowest valley pair at filling factor 1 < ν < 2. Figure 12 (c) and (e) show that the corresponding CFs occupy valley pair A, and qualitatively preserve the valley anisotropy, in addition to the twofold valley degeneracy manifested by observed exclusive even numerator fractional quantum Hall (FQH) states (8/5 and 4/3) [10] .
Moreover, at filling factor ν between 4 and 6, the devices also show anisotropic magnetoresistances. For sample 194, trace C is highest, while trace A is highest for sample 198. Both cases can be qualitatively explained when the Fermi level is located at valley pair C or valley pair A respectively. For filling factor ν between 3 and 4, the three magnetoresistances are similar for both devices, indicating an isotropic distribution of electrons in the three valley pairs. This cannot be explained by a valley occupancy of noninteracting electrons, and may related to the quantum Hall nematic phase [59, 60] . When filling factor ν is between 2 and 3, the three magnetoresistances are quite different for sample 194, but similar for sample 198. At lower B (ν > 6), the three magnetoresistances are similar especially for sample 198, consistent with the approximation that six valleys are equally occupied.
The three magnetoresistance measurements indeed provide a powerful tool to investigate the underlying symmetry of the 2DES on the Si(111) surface. In addition, a tilted magnetic field can re-distribute electrons between the three pairs of valleys through the application of an in-plane magnetic field [54] . If these two techniques are combined, it will further our understanding of this 2DES and the nature of the observed anisotropy. measured at T = 25 mK and density of 3.6 × 10 11 cm −2 . As shown in Fig. 13(a) , the 2/3 FQH state is clearly observed with a well developed hall plateau. Moreover, Fig.  13(b) shows that the three magnetoresistances are highly anisotropic at ν < 2/3. It is less than 1 kΩ along trace B, and about 50 kΩ along traces A and C. This 50:1 anisotropy cannot arise solely from the different effective mass. The three magnetoresistances also change from one higher resistance trace with two similar lower resistance traces at ν > 2/3, to two similar higher resistance traces with one lower resistance trace at ν < 2/3. This may indicate the change of the underlying symmetry of the 2DES.
At filling factor ν between 1 and 2, only even numerator FQH states (8/5 and 4/3) are observed with no 5/3 FQH state, consistent with twofold valley-degenerate CFs [10] . It is quite interesting to find out the underling symmetry of the 2/3 FQH state, i.e. whether it also has the twofold valley degeneracy. Because valley degenerate 2/3 FQH state may be related to non-Abelian states which are being intensively studied for possible applications in intrinsically fault tolerant quantum computation [61] [62] [63] [64] , the question becomes more important. We have determined the activation energies at ν = 2/3 and 4/3 from the temperature dependence of magnetoresistance R xx (Fig. 14) . The activation energies are comparable, 1.64 K for ν = 2/3 and 1.34 K for ν = 4/3. In a twofold valley-degenerate system, 4/3 (= 2 − 2/3) state can be related to 2/3 state by using particle-hole symmetry [10, 56, 65, 66] ; their activation energies are proportional to √ B, and E 2/3 /E 4/3 = 22.94/11.15 = 1.4. The measured ratio is about 1.2, which may imply that the 2/3 FQH state also has the twofold valley degeneracy.
V. DEVICE DEGRADATION
The H-Si(111) surface is encapsulated in a vacuum cavity in the H-Si(111) vacuum FET [ Fig. 1(a) ], but the seal is not perfectly hermetic. Consequently H-Si(111) vacuum FETs still suffer from device degradation in air owing to degradation of H-terminated surfaces [67] [68] [69] , which may limit their applications. However, if care is taken to limit the time of the device spent in air, while keeping it mostly in vacuum or a nitrogen gas environment, the device degradation is manageable.
The degradation of the two devices has been recorded. Sample 194 was cooled down five times in a period of 246 days, as shown in Fig. 15 . The mobility was mostly measured at 300 mK, except the fourth cooldown (at 25 mK). As described in Sec. II, after the device was bonded and wired in the nitrogen glove box, it was rapidly loaded into the cryostat at the first cooldown. There was about one hour exposure in air before pumping down the cryostat at each cooldown. After the device was measured for about two weeks, it was warmed up, put into a nitrogen gas filled barrier foil ziplock storage bag with oxygen absorbers, and then the bag was heat sealed. After one week, it was cooled down and measured a second time at day 26. Figure 15 shows that the change of the peak electron mobility was about 2%. The device was then warmed up and stored in a nitrogen glove box (O 2 < 10 ppm) for about 6 months. Right before transferring the device to the NHMFL, the device was measured a third time. The peak electron mobility increased by about 3%, which may be due to the different temperatures or the different contact resistances. So within 211 days, the device mobility did not change much when keeping it mostly in a nitrogen gas environment. However, the mobility fluctuations were pronounced at lower electron densities at the third cooldown, which was caused by the degradation of the contacts. For transport to NHFML, the device was again placed in a nitrogen gas filled storage bag, as described above. After the NHMFL experiment, the device was exposed in air for about one week, and the peak electron mobility decreased by 35% at the fifth cooldown. Similarly, sample 198 was cooled down four times in 193 days, as shown in Fig. 16 . After the first measurement, the device was stored in the nitrogen glove box for about 3 months. The peak electron mobility decreased by about 17% at the second cooldown, which degraded faster than that of sample 194. After the same NHMFL experiment, the device was in air for about one week, and the peak electron mobility decreased by another 18% at the fourth cooldown. The hole mobility was decreased by about 26% between the first and fourth cooldown, measured at 4.2 K [ Fig. 16(b) ].
After ∼ 200 days, the peak electron mobility decreased by about 35% for both devices. After one week exposure in air, the peak electron mobility decreased by about 35% and 18% for sample 194 and 198 respectively. Roughly it can be estimated that the peak electron mobility decreased by ∼ 0.2%/day in vacuum or a nitrogen gas environment, and by ∼ 5%/day in air.
In addition to the mobility degradation, the contacts also degrade with time. The contact degradation makes accurate resistance measurements difficult, and shows up FIG. 17 . N + contact resistance Rc as a function of gate voltage Vg on sample 198 at 300 mK. For 4th cooldown, at Vg < 15 V, Rc is calculated when |I ds | 4 nA; otherwise, Rc is determined at |I ds | 100 nA. Compared to 1st cooldown, the contact resistance increased dramatically at low electron density (5 < Vg < 25 V).
as the conductance (mobility) fluctuations both for electrons and holes at lower densities [9, 38] . In sample 198 (without STI), the contact problem had been mitigated, but it resurfaced at the 4th cooldown. The contacts were linear only at above V g = 16 V (n 2d = 2.5 × 10 11 cm −2 ) rather than V g = 6 V (n 2d = 1.02 × 10 11 cm −2 ) at the first cooldown, and the contact resistances were also much worse than those at the 1st cooldown (Fig. 17) . Correspondingly, the mobility fluctuated at n 2d < 2.5 × 10 11 cm −2 for the 4th cooldown in Fig. 16 (a).
Although resistance measurements are possible with pure large contact resistances (∼ 10 MΩ) using 4-terminal DC method, there probably exist charge trapping and emission processes in these devices like single electron transistors [38] . The 4-terminal DC method is not effective in this case. In order to solve the contact problem, the bi-layer gate structure using SOI, as shown in Fig. 18 can be adopted. Similar to a split-gate geometry, the bi-layer gate structure which permits high densities around the contacts while allowing independent control of the density of the 2DSs under investigation [70] , is quite important going forward. FIG. 18 . A vacuum FET with a bi-layer gate structure using SOI. The 2D carrier densities around the contacts and at the investigated area can be independently controlled. The gate is also fully covered by a SiO2 layer.
VI. PROSPECTS AND CONCLUSIONS
We have investigated a process to fabricate high mobility ambipolar H-Si(111) vacuum FETs with electron mobility of ∼ 200, 000 cm 2 /Vs and hole mobility of ∼ 10, 000 cm 2 /Vs. From the electron conductivity vs. electron density analysis, the electron mobility is still mainly limited by 3D bulk impurities, which implies that the mobility can be further improved with attention to high temperature steps. At a minimum, electron mobility of ∼ 300, 000 cm 2 /Vs should be able to realize in the near future, since we have already fabricated a device with this mobility using previous sample fabrication techniques [10] . Combined with a bi-layer gate structure to solve the contact issue, the device quality should be comparable to the best SiGe quantum well devices. In addition, the 2DES has a sixfold valley degeneracy, which will open up many opportunities for fundamental research and practical applications.
Three magnetoresistance measurements are a very useful tool to determine the underlying symmetry of the 2DES. They can be used to detect possible phase transition when the associate symmetry changes [59, 60] . Further experiments with a tilted magnetic field to re-distribute electrons between valleys can dynamically change the underlying symmetry. It will surely improve our understanding of this 2DES and the nature of the observed anisotropy.
The devices were also investigated at filling factor ν < 1 in a magnetic field up to 35 T. We clearly observed the 2/3 FQH state with a well developed hall plateau, and a high magnetoresistance anisotropy at ν < 2/3 on both sample 194 and 198. On sample 194, there were some hints of possible 3/5, 4/7, 5/9 and 6/11 FQH states (data not shown). With better devices, we should be able to verify these additional states. It is quite possible to observe new phases in this unique sixfold valley-degenerate system.
Because of the distinct device structure, the 2D systems are resident at the surface in the vacuum cavity. Atoms, molecules, superconductors and other systems can easily couple to the 2DSs and form hybrid systems [6] , and novel functional devices can be implemented in the future.
